Abstract-A new accurate voltage-programmed pixel circuit for active-matrix organic light-emitting diode (AMOLED) displays is presented. Composed of three TFTs and one storage capacitor, the proposed pixel circuit is implemented both in a-Si and a-IGZO TFT technologies for the same pixel size for fair comparison. The simulation result for the a-Si-based design shows that, during a programming time of 90 s, the pixel circuit was able to compensate for a 3 V threshold voltage ( ) shift of the drive TFT with almost no error. In contrast, the a-IGZO-based pixel circuit, has a larger current error (of around 8%), despite its proven three-fold higher speed.
I. INTRODUCTION
D UE TO to their competitive advantages over the ubiquitous liquid crystal display (LCD), organic light-emitting diode (OLED) displays, integrated with thin film transistor (TFT) technology, have generated considerable interest in recent years. The process of compensation for the threshold voltage shift as an intrinsic property of the TFT, differentiates the driving scheme of active matrix OLED (AMOLED) display from its LCD counterpart.
Among various technologies to implement TFT backplanes, there is amorphous silicon (a-Si), low-temperature polycrystalline silicon (LTPS) and amorphous indium gallium zinc oxide (a-IGZO). LTPS offers higher mobility and generally lower parasitic capacitance compared to IGZO depending on device structure [1] . However, it suffers from short range mismatch due to grain boundaries. The fabrication process is more costly especially when it comes to large area scaling due to the more complex processing. IGZO technology, which belongs to the general category of metal-oxide semiconductor, offers a carrier mobility of at least 15 to the silicon-based technology [2] . This and the low temperature fabrication process 1 (enabling flexible displays) as well as higher stability of threshold voltage shift under positive gate-bias stress [3] have made this new technology very attractive for implementing circuits, including image capture [4] , in AMOLED displays. It is well known that the threshold voltage shift has a direct impact on ciruit performance. For example, consider the simple 2-TFT pixel circuit shown in Fig. 1 . The data line provides the required programming voltage for the drive TFT, while the scan line determines the running state of the switch TFT, i.e., ON or OFF. The voltage stored on is converted to a current by , which passes through the OLED. Due to the voltage shift in of , this simple circuit cannot be used as a practical pixel configuration to drive the OLED, because the current and thus the luminance of the OLED degrades for a specific data voltage over time. Since this shifting process of the threshold voltage of a TFT under gate-source stress is not accurately predictable, and circuit designers have been persuaded to propose diverse techniques to compensate for the aforementioned instability of the AMOLED pixel circuits and stabilize the OLED luminance [5] .
Among the different methods proposed for compensation, the voltage-programming based drive scheme [5] - [9] has attracted considerable attention in view of its advantages such as faster settling time. In essence, in all voltage-programming schemes, a storage capacitor ( ) is precharged to a desired voltage, and during the compensation period, it discharges through a diode-connected TFT (drive TFT, ) until its voltage reaches the threshold voltage, as illustrated in Fig. 2 saturation region, the current through would be independent of and is given by (1) where (2) and , , , and are field effect mobility, gate insulator capacitance, channel width, and channel length, respectively. This very simple method is, however, flawed in some respects: First and foremost, the time constant of the circuit is determined by the transconductance ( ) of the drive TFT, the value of which depends on the voltage of the top plate of the capacitor (which is the voltage of the gate (drain) of the drive TFT). As this voltage degrades, also reduces, making the circuit very slow to reach the desired . The final overdrive voltage of the drive TFT can be obtained as [10] ( 3) where is the initial voltage of the capacitor, and is the compensation time.
Second, even when reaches , due to the subthreshold current, it still keeps decreasing, making it impossible to accurately measure the threshold voltage.
A new method of compensation was devised in [11] that yielded a fast, accurate pixel circuit. This was not however at the expense of circuit complexity. In this work, we adopt the same methodology, but with a reduced complexity circuit. The circuit has one less TFT, one less capacitor, and one less control line. An analytical description of the functionality of the compensation approach is also presented.
II. ANALYSIS OF THE PROPOSED
COMPENSATION METHOD Fig. 3 shows the concept of the new driving scheme. The circuit consists of a capacitor ( ) which is connected to the drain of the drive TFT ( ) [ Fig. 3(a) ]. If we precharge to a voltage, say , and apply an arbitrary voltage function to the gate of ( Fig. 3(b) ) for a definite time (from to ), starts discharging until the gate voltage becomes zero. Now, assume that the threshold voltage of shifts (to a more positive . In order to work out the final voltage of at the end of the discharging interval, we assume the initial voltage of the capacitor to be . Now, from the simple square-law characteristic of a field-effect transistor, which is (4) and the current-voltage relation for a linear capacitor, which is (5) the final voltage of is readily derived and is given by (6) If is the initial threshold voltage of , and is the threshold voltage shift, (6) can be rewritten as (7) Expanding the above equation, we have (8) The first group of terms in (8) is independent of . We name it . Following (8) , and by adding the data voltage, , to , the current through the OLED is then given by (9) The -dependent terms in (9) need to be minimized within a defined range of shift to reach an optimum point for the current error of the OLED. Typical values for K and for an a-Si TFT with m m (used in the simulations) are close to 16 nA V and 2 V, respectively. The optimization is conducted for V and and are chosen as and , respectively. The profile of the -dependent terms (error voltage), i.e., (10) is numerically analysed and plotted in Fig. 4 . As can be seen, the error voltage is approximately zero around . For sake of comparison, the error voltage in (3), which is the second term, is also plotted in Fig. 5 . A similar simulation demonstrates that in order to reach an error comparable with that of the proposed circuit, must be in the order of 1 ms, while the maximum programming time budget is around s in QVGA displays and less than s in XVGA ones [10] .
III. CIRCUIT IMPLEMENTATION IN A-SI AND A-IGZO TECHNOLOGIES
In this section, the programming process of the proposed pixel circuit is analysed in two thin film technlogies: a-Si TFT and a-IGZO TFT. To have a fair comparison, we should assume the same size of the pixel for both implementations. This in particular means equal sizes of the drive TFT, the switches and the storage as well as the OLED capacitor. Fig. 6 shows the structure of the circuit. As can be seen, it is composed of three TFTs and one capacitor.
provides the data voltage, and , , scan1, and scan2 are the controlling lines. Fig. 7 and Fig. 8 demonstrate the driving sequence of the pixel using a-Si and a-IGZO TFTs, respectively. The driving sequence divided into five main phases which will be elaborated in the following.
A. Driving Sequence
In the first phase, i.e., the initialization phase, scan1, scan2 and are high, high, and low, respectively. is also high, making OFF. Since the voltage of the cathode in the OLED is greater than that of the anode, the OLED is reversed-bias and acts as a capacitor 2 , similar to in Fig. 3 . At this time, is set to a constant voltage (initializing), precharging and the top plate of through the two switches and . In the second phase, i.e., the compensation phase, scan1 and scan2 are low and high respectively. turns back to its maximum, introducing a jump on node via the floating OLED capacitor . This causes to reach a relatively high voltage. While remains unchanged 3 , is pulled down, turning the drive TFT ON. As a result of that, starts discharging through with a constant rate for a period of . Here, should be chosen appropriately to reach a minimum error, as will be discussed below.
In the third phase, i.e., the programming phase, scan1, scan2, are low, high, and high, respectively. Pulling up, turns off and stops discharging. Assuming a total compensation time of and according to (8) , the final voltage of the bottom plate of ( ) can be written as (11) where in (9) is replaced by , and represents the value of in the second phase. Simultaneously, the data voltage (
) is also applied to the top plate of via . The fourth phase, i.e., the charge sharing phase, starts with pulling scan1 up and scan2 down. Doing so, the bottom plate of connects to the top plate of and a charge sharing occurs. The final voltage of the top plates after settling depends on the ratio of the two capacitors. Assuming a ratio of and according to (11) , this voltage would be (12) At this time, since the overall voltage across decreases (especially for smaller ), the OLED may enter the forward-bias regime and it no longer acts as a capacitor. To avoid this to happen, we reduce in the beginning of the phase. In the final phase, i.e., the driving phase, scan1 and scan2 are low, and returns to its default value, and is pulled 3 can change here to a different value of that in phase 1, but, for whatever in either phases, one should make sure that the drive transistor always remains in the saturation region, i.e.,
, where , and are the drain voltage, the gate voltage and the threshold voltage of . down. A current proportional to the voltage of , which is given by (12) , passes through the OLED, i.e, (13) As can be seen, there is an undesirable -dependent term (the error) in (11), which is (14) This is a parabolic curve with respect to . Assuming , the maximum (absolute) voltage error occurs either at the peak (vertex) of the curve or at the edge of the definition range (where ). To reach a minima for the error, the larger one of the two should be minimized, and this proves to be where the error values at these two points are equal. Based on this, we derive the optimum value for the compensation time as (15) and the maximum voltage error as (16) Therefore, the error is totally determined by the gate voltage during the second phase (or equivalently the overdrive voltage ) and the maximum shift ( ). For , this maximum error is plotted in Fig. 9 as a function of the overdrive voltage during the compensation phase. As can be seen, for large overdrive voltages, the error is very small and negligible.
We can use (15) to calculate an approximation 4 for . We can alternatively perform the procedure in Section II (and related to Fig. 4 ) to calculate the optimum compensation time. The most accurate method, however, is to use a trial-and-error approach through simulation with the real circuit models. Using the extracted model parameters of an a-Si TFT and for an OLED capacitor of and between 0.5 and 1, this optimum time as well as the corresponding current error is obtained and plotted in Fig. 10 . The same trend can be followed for an a-IGZO TFT.
B. Driving/Circuit Discrepancies in the Two Technologies
The phases and their driving sequence are exactly the same for both circuits implemented in a-Si and a-IGZO technologies. As such, if we simply get the signaling of the circuit in one technology (as it is) and apply it to the circuit implemented in the other technology, it will work, probably with a different rate of error. In order to adjust the error to its minimum, we need to make some modifications in both the circuit parameters and the timings of the waveform itself. What we should do first is to choose proper sizes for the TFTs. As already mentioned, we choose the same size for all the constituent components of the two circuit implementations in the two technologies. As for the drive TFT, the aspect ratio is chosen to provide enough driving current for the OLED. This sets the lower limit. The upper size limit, however, is imposed by any inaccuracy in the time setting during the compensation phase. A timing error can occur because of the driving circuits themselves or as a result of different Thus, a large K would be followed with a large voltage error. The same conclusion can be drawn with regard to during the compensation phase. This too, puts a limit on choosing an appropriate value for , which is in trade-off with the maximum voltage error in (16) .
For the switches, the limited size of the pixel does not allow us to incorporate large sizes to have better conductivity and higher speed. The pedestal error (clock feedthrough and charge injection) is another factor that needs to be taken into consideration in choosing the switch size. Due to very low ON resistance of the a-Si transistors, a higher driving voltage of 30 V is chosen to have a reasonable settling time. Apart from that, since the maximum data voltage for a-Si implementation is 20 V (to have the same maximum OLED current as the a-IGZO implementation), the gate voltage of switch must be sufficiently larger than 20 V to allow a low enough switch resistance.
Another discrepancy between the two technologies arises during the forth phase when needs to drop to a lower voltage. As can be seen in Fig. 7 , after the third phase, is pulled down to a mid-level and not to the ground. Otherwise, the final voltage stored on , which then provides the overdrive biasing voltage of , would be too small that cannot supply a reasonably large enough current to drive the OLED. Due to almost one order of magnitude higher mobility of an a-IGZO TFT, this need not be done for the other circuit, thus giving us the advantage of employing a two-level supply voltage rather than a three-level one. 
IV. SIMULATION RESULTS
The proposed pixel circuit with parameters listed in Table I has been implemented with both a-Si and a-IGZO TFTs, and simulated with Verilog-AMS extracted model based on real measurement data [13] - [16] . A list of important parameters used in the models is summarized in Table II. A sample transient waveform of the drain and gate voltage of the drive a-Si TFT is illustrated in Fig. 11 . The waveforms are similar for a-IGZO model. The total programming times are 91 s and 26 s for the a-Si and the a-IGZO implementation, respectively. Fig. 12 shows the current error for a 3 V shift in the threshold voltage of as well as the relative error in a conventional 2-TFT pixel [see Fig. (1) ] with the same size of the drive and the switch TFTs used in the proposed circuit. As can be seen, the maximum error is almost zero for the a-Si circuit, while this is around 8% for the a-IGZO implementation. The larger error of a-IGZO circuit is because of the low value of overdrive voltage during the compensation phase ( V). A larger value, as explained in Section III-B, would result in high susceptibility to any timing error of the pixel. The overdrive voltage for a-Si circuit during the compensation period is 14 V. The profiles of the OLED current versus are also depicted in Figs. 13 and 14 . 
V. CONCLUSION
A pixel circuit comprising three TFTs and one capacitor (3T1C), controlled by two scan lines is presented. For maintain fair comparison, identical component sizes is chosen for the two circuits in two different technologies of the same pixel area. The simulation results using established VerilogA models show that the maximum non-uniformity in the OLED current is near zero for the a-Si implementation when experiencing a 3 V shift of the threshold voltage. The a-IGZO circuit, however, shows an error of around 8% while being 3.5 times faster than its equivalent a-Si circuit. This demonstrates that the accuracy-speed trade-off of transistor-based circuits holds here as well.
Compared to the 2-TFT pixel, the circuit presented here requires an additional TFT and scan line. As such, the circuit would not impose restrictions on pixel size, although the requirements on driving sequence including switching power lines may require a custom driver. The pixel layout needs to be optimized so as to accommodate the size of the OLED capacitor, which is crucial in determining the compensation time.
